Cmsemicon CMS32L051 - Page 612

V1.2.2
CMS32L051 User Manual |Chapter 18 Interrupt Function
www.mcu.com.cn 612 / 703
Table 18-1 List of interrupt sources (1/3)
Interrupt handling
The source of the interrupt numbering
The source of the interrupt
Internal/External
Basic structure Type
Note 1
name
trigger
Maskable
0
INTLVI
Voltage detection Note 2
interior
(A)
1
INTP0
Detection of pin input edges
exterior
(B)
2
INTP1
Detection of pin input edges
3
INTP2
Detection of pin input edges
4
INTP3
Detection of pin input edges
5
INTTM01H
The counting end of timer
channel 01 or the end of the
capture (when the high 8-bit
timer is operating).
interior
(A)
6
INTKR
Key interrupt
7
INTST2/
INTSSPI20/
INTIIC20
The end of the UART2
transmission or the end of the
transmission of the buffer null
interrupt/SSPI20 or the end of
the transmission of the buffer
null interrupt/IIC20
8
INTSR2/
INTSSPI21/
INTIIC21
The end of transmission
received by UART2 / the end
of transmission of SSPI21 or
the end of transmission of
buffer null interrupt/IIC21
9
INTSRE2
A communication error
received by UART2 occurred
10
INTST0/
INTSSPI00/
INTIIC00
The end of the UART0
transmission or the end of the
buffer null interrupt/SSPI00 or
the end of the buffer null
interrupt/IIC00 transfer
11
INTSR0/
INTSSPI01/
INTIIC01
The end of transmission
received by UART0 / the end
of transmission of SSPI01 or
the end of transmission of
buffer null interrupt/IIC01
12
INTSRE0
A communication error
received by UART0 occurred
Note 1. The basic composition types (A) to (C) correspond to Figure 18-1 (A)~(C).
2. This is when bit7 (LVIMD) of the voltage sense level register (LVIS) is set to 0.