EasyManuals Logo

ST STM32WL5 Series User Manual

ST STM32WL5 Series
1461 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1046 background imageLoading...
Page #1046 background image
Tamper and backup registers (TAMP) RM0453
1046/1461 RM0453 Rev 1
The trade-off between tamper detection latency and power consumption through the pull-up
can be optimized by using TAMPFREQ to determine the frequency of the sampling for level
detection.
Note: Refer to the microcontroller datasheet for the electrical characteristics of the pull-up
resistors.
33.4 TAMP low-power modes
33.5 TAMP interrupts
The interrupt channel is set in the interrupt status register. The interrupt output is also
activated.
Table 219. Effect of low-power modes on TAMP
Mode Description
Sleep
No effect.
TAMP interrupts cause the device to exit the Sleep mode.
Stop
No effect on all features, except for level detection with filtering mode which remain active only when
the clock source is LSE or LSI.
Tamper events cause the device to exit the Stop mode.
Standby
No effect on all features, except for level detection with filtering mode which remain active only when
the clock source is LSE or LSI.Tamper events cause the device to exit the Standby mode.
Shutdown
No effect on all features, except for level detection with filtering mode which remain active only when
the clock source is LSE. Tamper events cause the device to exit the Shutdown mode.
Table 220. Interrupt requests
Interrupt
acronym
Interrupt
event
Event flag
(1)
Enable
control bit
(2)
Interrupt
clear
method
Exit from
Sleep
mode
Exit from
Stop and
Standby
modes
Exit from
Shutdown
mode
TAMP Tamper x
(3)
TAMPxF TAMPxIE
Write 1 in
CTAMPxF
Yes Yes
(4)
Yes
(5)
TAMP
Internal
tamper y
(3)
ITAMPyF ITAMPyIE
Write 1 in
CITAMPxF
Yes Yes
(4)
Yes
(5)
1. The event flags are in the TAMP_SR register.
2. The interrupt masked flags (resulting from event flags AND enable control bits) are in the TAMP_MISR register.
3. The number of tampers and internal tampers events depend on products.
4. In case of level detection with filtering passive tamper mode, wakeup from Stop and Standby modes is possible only when
the TAMP clock source is LSE or LSI.
5. In case of level detection with filtering passive tamper mode, wakeup from Shutdown modes is possible only when the
TAMP clock source is LSE.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32WL5 Series and is the answer not in the manual?

ST STM32WL5 Series Specifications

General IconGeneral
BrandST
ModelSTM32WL5 Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals