EasyManuals Logo

ST STM32WL5 Series User Manual

ST STM32WL5 Series
1461 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #131 background imageLoading...
Page #131 background image
RM0453 Rev 1 131/1461
RM0453 Embedded Flash memory (FLASH)
153
4.10.5 FLASH status register (FLASH_SR)
Address offset: 0x010
Reset value: 0x000X 0000
Bits 31:0 OPTKEY[31:0]: Option byte key lower bits
The following values must be written consecutively to unlock the Flash memory option
registers, enabling option byte programming/erasing operations:
KEY1: 0x0819 2A3B
KEY2: 0x4C5D 6E7F
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. PESD CFGBSY Res. BSY
rr r
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
OPTVERR
RDERR
OPTNV Res. Res. Res.
FASTERR
MISSERR
PGSERR
SIZERR
PGAERR
WRPERR
PROGERR
Res.
OPERR
EOP
rc_w1 rc_w1 r rc_w1 rc_w1 rc_w1 rc_w1 rc_w1 rc_w1 rc_w1 rc_w1 rc_w1
Bits 31:20 Reserved, must be kept at reset value.
Bit 19 PESD: Program/erase operation suspended
This bit is set and reset by hardware.
Set when at least one PES bit in FLASH_ACR or FLASH_C2ACR is set.
Cleared when both PES bits in FLASH_ACR and FLASH_C2ACR are cleared.
When set, new program or erase operations are not started.
Bit 18 CFGBSY: Program or erase configuration busy
This bit is set and reset by hardware (set when first word is sent and reset when program
operation completes or is interrupted by an error).
When set, the program and erase settings in PG, PNB[6:0], PER, and MER bits in
FLASH_CR are used (busy) and cannot be changed (a programming or erase operation is
ongoing).
When reset, the program and erase settings in PG, PNB[6:0], PER, and MER bits in
FLASH_CR can be modified.
Bit 17 Reserved, must be kept at reset value.
Bit 16 BSY: Busy
This bit indicates that a Flash operation requested in FLASH_CR is in progress. This bit is
set at the beginning of a Flash operation and reset when the operation finishes or when an
error occurs.
Bit 15 OPTVERR: Option and engineering bits loading validity error
Set by hardware when the options and engineering bits read may not be the one configured
by the user or production. If options and engineering bits are not properly loaded, OPTVERR
is set again after each system reset. Option bytes that fail loading are forced to a safe value
(see Section 4.4.2: Option bytes programming).
This bit is cleared by writing 1.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32WL5 Series and is the answer not in the manual?

ST STM32WL5 Series Specifications

General IconGeneral
BrandST
ModelSTM32WL5 Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals