ST STM32WL5 Series

RM0453 Rev 1 1397/1461
RM0453 Debug support (DBG)
1448
38.9.9 FPB CoreSight component identity register 0 (FPB_CIDR0)
Address offset: 0xFF0
Reset value: 0x0000 000D
38.9.10 FPB CoreSight peripheral identity register 1 (FPB_CIDR1)
Address offset: 0xFF4
Reset value: 0x0000 00E0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Res. Res. Res. Res. Res. Res. Res. Res. PREAMBLE[7:0]
rrrrrrrr
Bits 31:8 Reserved, must be kept at reset value.
Bits 7:0 PREAMBLE[7:0]: component ID bits [7:0]
0x0D: Common ID value
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Res. Res. Res. Res. Res. Res. Res. Res. CLASS[3:0] PREAMBLE[11:8]
rrrrrrrr
Bits 31:8 Reserved, must be kept at reset value.
Bits 7:4 CLASS[3:0]: component ID bits [15:12] - component class
0xE: Trace generator component
Bits 3:0 PREAMBLE[11:8]: component ID bits [11:8]
0x0: Common ID value