EasyManuals Logo

ST STM32WL5 Series User Manual

ST STM32WL5 Series
1461 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #139 background imageLoading...
Page #139 background image
RM0453 Rev 1 139/1461
RM0453 Embedded Flash memory (FLASH)
153
4.10.9 FLASH PCROP zone A start address register
(FLASH_PCROP1ASR)
Address offset: 0x024
Reset value: 0xFFFF FFFF
Default reset value from ST production is given. Subsequently, 0b1111 1111 1111 1111 1111
1111 XXXX XXXX, the option bits are loaded with user values from the Flash memory at
reset release.
Access: no wait state when no Flash memory operation is ongoing. Word, half-word access.
This register can only be written by the CPU1 in RDP level 0 or RDP level 1.
When the system is secure (ESE = 1), this register is further more protected by the
PRIVMODE. When privilege protection is enabled in PRIVMODE, this register provides
write access privilege and can only be written by a privileged access. Unprivileged write
access is ignored and an illegal access event is generated. Unprivileged read access is still
allowed.
4.10.10 FLASH PCROP zone A end address register
(FLASH_PCROP1AER)
Address offset: 0x028
Reset value: 0xFFFF FF00
Default reset value from ST production is given. Subsequently, 0bX111 1111 1111 1111 1111
1111 XXXX XXXX, the option bits are loaded with user values from Flash memory at reset
release.
Access: no wait state when no Flash memory operation is ongoing. Word, half-word access.
PCROP_RDP bit can be accessed with byte access
This register can only be written by the CPU1 in RDP level 0 or RDP level 1.
When the system is secure ESE = 1, this register is further more protected by the
PRIVMODE. When privilege protection is enabled in PRIVMODE, this register provides
write access privilege and can only be written by a privileged access. Unprivileged write
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
1514131211109 8765432 1 0
Res. Res. Res. Res. Res. Res. Res. Res. PCROP1A_STRT[7:0]
rw rw rw rw rw rw rw rw
Bits 31:8 Reserved, must be kept at reset value.
Bits 7:0 PCROP1A_STRT[7:0]: PCROP1A area start offset
PCROP1A_STRT contains the first 1-Kbyte page of the PCROP1A area.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32WL5 Series and is the answer not in the manual?

ST STM32WL5 Series Specifications

General IconGeneral
BrandST
ModelSTM32WL5 Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals