EasyManuals Logo

ST STM32WL5 Series User Manual

ST STM32WL5 Series
1461 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1305 background imageLoading...
Page #1305 background image
RM0453 Rev 1 1305/1461
RM0453 Serial peripheral interface / integrated interchip sound (SPI/I2S)
1323
Figure 382 presents the communication clock architecture. The I2SxCLK clock is provided
by the reset and clock controller (RCC) of the product. The I2SxCLK clock can be
asynchronous with respect to the SPI/I2S APB clock.
Warning: In addition, it is mandatory to keep the I2SxCLK frequency
higher or equal to the APB clock used by the SPI/I2S block. If
this condition is not respected, the SPI/I2S does not work
properly.
The audio sampling frequency may be 192 kHz, 96 kHz, 48 kHz, 44.1 kHz, 32 kHz,
22.05 kHz, 16 kHz, 11.025 kHz or 8 kHz (or any other value within this range).
In order to reach the desired frequency, the linear divider needs to be programmed
according to the formulas below:
For I
2
S modes:
When the master clock is generated (MCKOE in the SPIx_I2SPR register is set):
When the master clock is disabled (MCKOE bit cleared):
CHLEN = 0 when the channel frame is 16-bit wide and,
CHLEN = 1 when the channel frame is 32-bit wide.
For PCM modes:
When the master clock is generated (MCKOE in the SPIx_I2SPR register is set):
When the master clock is disabled (MCKOE bit cleared):
CHLEN = 0 when the channel frame is 16-bit wide and,
CHLEN = 1 when the channel frame is 32-bit wide.
Where F
S
is the audio sampling frequency, and F
I2SxCLK
is the frequency of the kernel clock
provided to the SPI/I2S block.
Fs
FI2SxCLK
256 2(( I2SDIV)× ODD)+×
--------------------------------------------------------------------------------------------------------=
Fs
FI2SxCLK
32 CHLEN 1)+(× 2(( I2SDIV)× ODD)+×
--------------------------------------------------------------------------------------------------------------------------------------------------------------=
Fs
F
I2SxCLK
128 2(( I2SDIV)× ODD)+×
--------------------------------------------------------------------------------------------------------=
Fs
FI2SxCLK
16 CHLEN 1)+(× 2(( I2SDIV)× ODD)+×
--------------------------------------------------------------------------------------------------------------------------------------------------------------=

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32WL5 Series and is the answer not in the manual?

ST STM32WL5 Series Specifications

General IconGeneral
BrandST
ModelSTM32WL5 Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals