Cmsemicon CMS32L051 - Page 201

V1.2.2
CMS32L051 User Manual |Chapter 5 Universal Timer Unit (Timer4)
www.mcu.com.cn 201 / 703
Figure 5-75 Example of register setting contents for multiple PWM output function (master channel)
(a) Timer mode register mn (TMRmn).
CKSmn1
1/0
CKSmn0
0
0
CCSmn
0
MAS
TERmn
Note
1
STSmn2
0
STSmn1
0
STSmn0
0
CISmn1
0
CISmn0
0
0 0
MDmn3
0
MDmn2
0
MDmn1
0
MDmn0
1
14 13 12 11 10 9 8 7 6 5 4 3 2 1 015
TMRmn
operation mode of Channel N
000B: Interval Timer
operation configuration when start counting
1: when start counting, generate INTTMmn
start trigger selection
000B: only select software to start trigger.
MASTERmn bit configuration (Channel 2)
1: master control channel
counting clock selection
0: Select operational clock (fMCK)
operational clock (fMCK) selection
00B: select CKm0 as operational clock of Channel n
10B: select CKm1 as operational clock of Channel n.
Timn Pin input edge selection
00B: set to "00B" since not used
(b) Timer output register m (TOm).
bit n
TOm
TOmn
0
0: Output 0 by TOmn.
(c) The timer output enable register m (TOEm).
bit n
TOEm
TOEmn
0
0: Stop TOmn output by the count run.
(d) Timer output level register m (TOLm).
bit n
TOLm
TOLmn
0
0: 0 is set at TOMmn=0 (master channel output
mode).
(e) Timer outputs mode register m (TOMm).
bit n
TOMm
TOMmn
0
0: Set the main channel output mode.
conce
ntrate
TMRm2
: MASTERmn=1
TMRm0
: Fixed to 0.
Remarks m: Unit number (m= 0,1) n: master channel number (n=0).