Cmsemicon CMS32L051 - Page 44

V1.2.2
CMS32L051 User Manual |Chapter 2 Pin Function
www.mcu.com.cn 44 / 703
Table 2-9 Example of register setting when using P20 to P27 pin functions
Pin
name
Features used
PM
Cxx
PMx
x
Pxx
PO
Mxx
PxxCFG (Output
Multiplexing
Configuration
Register)
xxPCFG (Input
Multiplexing
Configuration
Register)
SPIPCF
G
Remark
The feature name
Input/outp
ut
P20
P20
input
0
1
×
×
×
×
×
output
0
0
0/1
0

×
×
N-channel
open-drain
output
0
0
0/1
1
×
ANI0/AVREFP/V
CIN12
Analog
channel
1
×
×
×
×
×
×
Mappable
concurrent inputs
input
0
1
×
×
×
Configure xxPCFG
×
Please refer to 2.3.9
Mappable
concurrent output
output
0
0
0/1
0
Configure
P20CFG
×
×
Please refer to 2.3.10
Mappable
bidirectional
communication
(SDA00/SDAA0/S
CLA0)
bidirection
al
0
0
0/1
1

Configure
SDI00PCFG/SDA
A0PCFG/SCLA0P
CFG
×
Please refer to 2.3.9
P21
P21
input
0
1
×
×
×
×
×
output
0
0
0/1
0

×
×
N-channel
open-drain
output
0
0
0/1
1
×
ANI1/AVREFM/V
CIN13
Analog
channel
1
×
×
×
×
×
×
Mappable
concurrent inputs
input
0
1
×
×
×
Configure xxPCFG
×
Please refer to 2.3.9
Mappable
concurrent output
output
0
0
0/1
0
Configure
P21CFG
×
×
Please refer to 2.3.10
Mappable
bidirectional
communication
(SDA00/SDAA0/S
CLA0)
bidirection
al
0
0
0/1
1

Configure
SDI00PCFG/SDA
A0PCFG/SCLA0P
CFG
×
Please refer to 2.3.9
P22
P22
input
0
1
×
×
×
×
×
output
0
0
0/1
0

×

N-channel
open-drain
output
0
0
0/1
1

ANI2/AVREFM/V
CIN0
Analog
channel
1
×
×
×
×
×
×
SPI_MOSI
input
0
1
×
×
×
×

Please refer to 2.3.11
output
0
0
0
0
×
×
Mappable
concurrent inputs
input
0
1
×
×
×
Configure xxPCFG
×
Please refer to 2.3.9
Mappable
concurrent output
output
0
0
0/1
0
Configure
P22CFG
×

Please refer to 2.3.10
Mappable
bidirectional
communication
(SDA00/SDAA0/S
CLA0)
bidirection
al
0
0
0/1
1

Configure
SDI00PCFG/SDA
A0PCFG/SCLA0P
CFG

Please refer to 2.3.9
P23
P23
input
0
1
×
×
×
×
×
output
0
0
0/1
0

×

N-channel
open-drain
output
0
0
0/1
1

ANI3
Analog
channel
1
×
×
×
×
×
×
SPI_MISO
input
0
1
×
×
×
×

Please refer to 2.3.11
output
0
0
0
0
×
×
Mappable
concurrent inputs
input
0
1
×
×
×
Configure xxPCFG
×
Please refer to 2.3.9
Mappable
concurrent output
output
0
0
0/1
0
Configure
P23CFG
×

Please refer to 2.3.10
Mappable
bidirectional
communication
(SDA00/SDAA0/S
CLA0)
bidirection
al
0
0
0/1
1

Configure
SDI00PCFG/SDA
A0PCFG/SCLA0P
CFG

Please refer to 2.3.9