EasyManua.ls Logo

Cmsemicon CMS32L051 - Page 73

Default Icon
703 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
V1.2.2
CMS32L051 User Manual |Chapter 4 Clock Generation Circuit
www.mcu.com.cn 73 / 703
Figure 4-7 Format of peripheral enable register 0 (PER0) (2/3)
Address: 40020 420H After reset: 00H R/W
symbol
PER0
IRDAEN
Provides control of the input clock of the serial interface IRDA
0
Stop supplying the input clock.
 using SFR.
IRDA is in a reset state.
1
An input clock is provided.
 used by I RDA.
ADCEN
Provides control of the input clock of the A/D converter
0
Stop supplying the input clock.
 A/D converters using SFR.

1
An input clock is provided.
 to A/D converters used.
IICA0EN
Provides control of the input clock of the serial interface IICA0
0
Stop supplying the input clock.
serial interface IICA0 using SFR.
 IICA0 is in a reset state.
1
An input clock is provided.
 SFR used by the serial interface IICA0.
SCI1EN
Provides control of the input clock of universal serial communication unit 1
0
Stop supplying the input clock.
 1.
 1 is in reset state.
1
An input clock is provided.
 used by universal serial communication unit 1 can read and write.
SCI0EN
Provides control of the input clock of universal serial communication unit 0
0
Stop supplying the input clock.
 0.
Universal serial communication unit 0 is in a reset state.
1
An input clock is provided.
 used by universal serial communication unit 0 can read and write.
7
6
5
4
3
2
2
1
0
RTCEN
IRDAEN
ADCEN
IICAEN
SCI1EN
SCI0EN
TM41EN
TM40EN

Table of Contents

Related product manuals