RM0453 Rev 1 101/1461
RM0453 Embedded Flash memory (FLASH)
153
The CPU2 fetches the instruction and the literal pool (constant/data) over the S-bus. The
prefetch block aims at increasing the efficiency of S-bus accesses.
Each Flash memory read operation provides 64 bits from either two instructions of 32 bits or
four instructions of 16 bits according to the program launched. This 64-bit current instruction
line is saved in a current buffer. In case of sequential code, at least two CPU cycles are
needed to execute the previous read instruction line. Prefetch on the CPU1 ICode bus or
CPU2 S-bus can be used to read the next sequential instruction line from the Flash memory
while the current instruction line is being requested by the CPU.
Prefetch is enabled by setting PRFTEN in FLASH_ACR for CPU1 or FLASH_C2ACR for
CPU2. This feature is useful if at least one wait state is needed to access the Flash memory.
To Next Page
Loading...
Need help?
General
