EasyManuals Logo

ST STM32WL5 Series User Manual

ST STM32WL5 Series
1461 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #74 background imageLoading...
Page #74 background image
RM0453
74/1461 RM0453 Rev 1
APB1
0x4000 B400 - 0x4000 FFFF - Reserved -
0x4000 B000 - 0x4000 B3FF 1 K TAMP Section 33.6.11: TAMP register map
0x4000 9C00 - 0x4000 AFFF - Reserved -
0x4000 9800 - 0x4000 9BFF 1 K LPTIM3 Section 28.7.13: LPTIM register map
0x4000 9400 - 0x4000 97FF 1 K LPTIM2 Section 28.7.13: LPTIM register map
0x4000 8400 - 0x4000 93FF - Reserved -
0x4000 8000 - 0x4000 83FF 1 K LPUART1 Section 36.7.13: LPUART register map
0x4000 7C00 - 0x4000 7FFF 1 K LPTIM1 Section 28.7.13: LPTIM register map
0x4000 7800 - 0x4000 7BFF - Reserved -
0x4000 7400 - 0x4000 77FF 1K DAC Section 19.7.16: DAC register map
0x4000 6000 - 0x4000 73FF - Reserved -
0x4000 5C00 - 0x4000 5FFF 1 K I2C3 Section 34.7.12: I2C register map
0x4000 5800 - 0x4000 5BFF 1 K I2C2 Section 34.7.12: I2C register map
0x4000 5400 - 0x4000 57FF 1 K I2C1 Section 34.7.12: I2C register map
0x4000 4800 - 0x4000 53FF - Reserved -
0x4000 4400 - 0x4000 47FF 1 K USART2 Section 35.8.15: USART register map
0x4000 3C00 - 0x4000 43FF - Reserved -
0x4000 3800 - 0x4000 3BFF 1 K SPI2S2 Section 37.9.10: SPI/I2S register map
0x4000 3400 - 0x4000 37FF - Reserved -
0x4000 3000 - 0x4000 33FF 1 K IWDG Section 30.4.6: IWDG register map
0x4000 2C00 - 0x4000 2FFF 1 K WWDG Section 31.5.4: WWDG register map
0x4000 2800 - 0x4000 2BFF 1 K RTC Section 32.6.23: RTC register map
0x4000 0400 - 0x4000 27FF - Reserved -
0x4000 0000 - 0x4000 03FF 1 K TIM2 Section 26.4.25: TIMx register map
- 0x2220 0000 - 0x3FFF FFFF - Reserved -
AHB3
0x2210 0000 - 0x221F FFFF 1024 K
SRAM2 bit
banding (CPU1
only)
-
0x2200 0000 - 0x220F FFFF
1024 K
SRAM1 bit
banding (CPU1
only)
-
- 0x2001 0000 - 0x21FF FFFF - Reserved -
AHB3
0x2000 8000 - 0x2000 FFFF 32 K SRAM2 -
0x2000 0000 - 0x2000 7FFF 32 K SRAM1 -
- 0x1FFF 8080 - 0x1FFF FFFF - Reserved -
Table 4. Memory map and peripheral register boundary addresses (continued)
Bus Boundary address
Size
(bytes)
Peripheral Peripheral register map

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32WL5 Series and is the answer not in the manual?

ST STM32WL5 Series Specifications

General IconGeneral
BrandST
ModelSTM32WL5 Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals