Cmsemicon CMS32L051 - Page 165

V1.2.2
CMS32L051 User Manual |Chapter 5 Universal Timer Unit (Timer4)
www.mcu.com.cn 165 / 703
Figure 5-44 Example of register setting contents at interval timer/square wave output
(a) Timer mode register mn (TMRmn)
CKSmn1
1/0
CKSmn0
1/0
0
CCSmn
0
M/S note
0/1
STSmn2
0
STSmn1
0
STSmn0
0
CISmn1
0
CISmn0
0
0 0
MDmn3
0
MDmn2
0
MDmn1
0
MDmn0
1/0
14 13 12 11 10 9 8 7 6 5 4 3 2 1 015
TMRmn
operation mode of Channel N
000B: Interval Timer
operation configuration when start counting
0: when start counting, not to generate INTTMmn and
do not generate inverted Phase Timer output.
1: when start counting, generate INTTMmn and
generate inverted Phase Timer output.
Timn Pin input edge selection
00B: set to "00" since not used
start trigger selection
000B: only select software to start trigger.
MASTERmn bit configuration (Channel 2)
0: Independent Channel operation
SPLITmn bit configuration (Channel 1, 3)
0: 16 bit Timer
1: 8 bit Timer
Count clock selection
0: Select operational clock (fMCK)
operational clock (fMCK) selection
00B: select CKm0 as operational clock of Channel n
10B: select CKm1 as operational clock of Channel n.
01B: select CKm2 as operational clock of Channel 1,3.(only Channle 1,3 can select the value)
11B: select CKm3 as operational clock of Channel 1,3.(only Channle 1,3 can select the value)
(b) Timer output register m (TOm)
bit n
TOm
TOmn
1/0
0: output 0 by TOmn.
1: output 1 by TOmn.
(c) Timer output enable register m (TOEm)
bit n
TOEm
TOEmn
1/0
0: Stop the TOmn output by the count run.
1: Allow the TOmn output by the count run.
(d) Timer output level register m (TOLm)
bit n
TOLm
TOLmn
0
0: 0 is set at TOMmn=0 (master channel output
mode).
(e) Timer output mode register m (TOMm)
bit n
TOMm
TOMmn
0
0: Set the master channel output mode.
Note: TMRm2: MASTERmn bit.
TMRm1, TMRm3：SPLITmn bit.
TMRm 0: fixed to 0.
Remark: m: Unit number (m= 0,1) n: channel number (n=0 ~ 3).