EasyManua.ls Logo

Cmsemicon CMS32L051 - Page 408

Default Icon
703 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
V1.2.2
CMS32L051 User Manual |Chapter 12 Universal Serial Communication Unit
www.mcu.com.cn 408 / 703
(4) Process flow (continuous send and receive mode)
Figure 12-93 Timing diagram of slave transmit and receive (continuous transmit and receive mode)
(type 1: DAPmn=0, CKPmn=0)
SCLKp pin
SDOp pin
INTSSPIp
shift register mn
TSFmn
SDRmn
SEmn
STmn
SSmn
SSp pin
SDIp pin
BFFmn
MDmn
transmit data1
transmit data 2
transmit data 3
data reception 1
data reception 2
data reception 3
Read
Write
Read Read
WriteWrite
data reception 1 data reception 2
data reception 3
transmit data1
transmit data 2
transmit data 3
data transmission and reception data transmission and reception data transmission and reception
Receiving&shift operation Receiving&shift operation Receiving&shift operation
Note1
Note2 Note2
Note 1. If the BFFmn bit of the serial status register mn (SSRmn) is 1 (valid data is saved in the serial data register mn
(SDRmn) to write the send data to the SDRmn register, and rewrite the sent data.
2. If the SDRmn register is read during this period, the transmitted data can be read. At this point, the transfer run is not
affected.
Note The MDmn0 bit of the serial mode register mn (SMRmn) can be overridden even during operation. However, in
order to catch up with the end of the transmission interruption of the last transmitted data, it must be overwritten
before the last bit of transmission begins.
Note 1. (1) to (8) in the figure corresponds to (1) to (8) in the Figure 12-94.
2.m: Unit number (m=0) n: Channel number (n=0) p: SSPI number (p=00).

Table of Contents

Related product manuals