ST STM32F446 Series User Manual

RM0390 Rev 4 1041/1328
RM0390 Controller area network (bxCAN)
1076
Figure 391. Receive FIFO states
FIFO management
Starting from the empty state, the first valid message received is stored in the FIFO which
becomes pending_1. The hardware signals the event setting the FMP[1:0] bits in the
CAN_RFR register to the value 01b. The message is available in the FIFO output mailbox.
The software reads out the mailbox content and releases it by setting the RFOM bit in the
CAN_RFR register. The FIFO becomes empty again. If a new valid message has been
received in the meantime, the FIFO stays in pending_1 state and the new message is
available in the output mailbox.
If the application does not release the mailbox, the next valid message will be stored in the
FIFO which enters pending_2 state (FMP[1:0] = 10b). The storage process is repeated for
the next valid message putting the FIFO into pending_3 state (FMP[1:0] = 11b). At this
point, the software must release the output mailbox by setting the RFOM bit, so that a
mailbox is free to store the next valid message. Otherwise the next valid message received
will cause a loss of message.
Refer also to Section 30.7.5: Message storage
%-049
6ALID-ESSAGE
&-0X
&/62
0%.$).'?
&-0X
&/62
2ECEIVED
0%.$).'?
&-0X
&/62
0%.$).'?
&-0X
&/62
6ALID-ESSAGE
2ECEIVED
2ELEASE
/6%225.
&-0X
&/62
-AILBOX
2ELEASE
-AILBOX
6ALID-ESSAGE
2ECEIVED
6ALID-ESSAGE
2ECEIVED
2ELEASE
-AILBOX
2ELEASE
-AILBOX
6ALID-ESSAGE
2ECEIVED
2&/-
2&/-
2&/-
-36

ST STM32F446 Series Specifications

General

Brand	ST
Model	STM32F446 Series
Category	Microcontrollers
Language	English