ST STM32F446 Series

Flexible memory controller (FMC) RM0390
266/1328 RM0390 Rev 4
Mode A - SRAM/PSRAM (CRAM) OE toggling
Figure 36. ModeA read access waveforms
1. NBL[1:0] are driven low during the read access
Figure 37. ModeA write access waveforms
!;=
./%
!$$3%4 $!4!34
-EMORYTRANSACTION
.%X
$;=
(#,+CYCLES (#,+CYCLES
.7%
.",;=
DATADRIVEN
BYMEMORY
-36
(IGH
06Y9
$>@
12(
$''6(7 '$7$67
0HPRU\WUDQVDFWLRQ
1([
'>@
+&/.F\FOHV +&/.F\FOHV
1:(
1%/>@
GDWDGULYHQE\)0&
+&/.