ST STM32F446 Series

Serial audio interface (SAI) RM0390
940/1328 RM0390 Rev 4
Figure 358. Slot size configuration with FBOFF = 0 in SAI_xSLOTR
It is possible to choose the position of the first data bit to transfer within the slots. This offset
is configured by FBOFF[4:0] bits in the SAI_xSLOTR register. 0 values will be injected in
transmitter mode from the beginning of the slot until this offset position is reached. In
reception, the bit in the offset phase is ignored. This feature targets the LSB justified
protocol (if the offset is equal to the slot size minus the data size).
Figure 359. First bit offset
It is mandatory to respect the following conditions to avoid bad SAI behavior:
FBOFF (SLOTSZ - DS),
DS SLOTSZ,
NBSLOT x SLOTSZ FRL (frame length),
The number of slots must be even when bit FSDEF in the SAI_xFRCR register is set.
In AC’97 and SPDIF protocol (bit PRTCFG[1:0] = 10 or PRTCFG[1:0] = 01), the slot size is
automatically set as defined in Section 28.3.10: AC’97 link controller.
069


;;
;; ;;
;GRQ¶WFDUH
$XGLREORFNLVWUDQVPLWWHU
6ORWVL]H GDWDVL]H
GDWDVL]H
GDWDVL]H
GDWDVL]H
GDWDVL]H
VORW[
VORW[
VORW[
ELW
ELW
$XGLREORFNLVUHFHLYHU
6ORWVL]H GDWDVL]H
GDWDVL]H
GDWDVL]H
GDWDVL]H
VORW[
VORW[
VORW[
ELW
ELW
GDWDVL]H
069
;;;;


;GRQ¶WFDUH
$XGLREORFNLVWUDQVPLWWHU
6ORWVL]H GDWDVL]H
GDWDVL]H
GDWDVL]H
GDWDVL]H
GDWDVL]H
VORW[
VORW[
VORW[
ELW
ELW
$XGLREORFNLVUHFHLYHU

)%2))
)%2)) 6/276='6
;;
6ORWVL]H GDWDVL]H
GDWDVL]H
GDWDVL]H
GDWDVL]H
GDWDVL]H
VORW[
VORW[
VORW[
ELW
ELW
;;
)%2))
)%2)) 6/276='6