ST STM32F446 Series User Manual

Serial peripheral interface/ inter-IC sound (SPI/I2S) RM0390
856/1328 RM0390 Rev 4
Figure 311. Data clock timing diagram
Note: The order of data bits depends on LSBFIRST bit setting.
Data frame format
The SPI shift register can be set up to shift out MSB-first or LSB-first, depending on the
value of the LSBFIRST bit. Each data frame is 8 or 16 bit long depending on the size of the
data programmed using the DFF bit in the SPI_CR1 register. The selected data frame
format is applicable both for transmission and reception.
&32/ 
&32/ 
06%LW
/6%LW
06%LW
/6%LW
0,62
026,
166
WRVODYH
&DSWXUHVWUREH
&3+$ 
&32/ 
&32/ 
06%LW
/6%LW
06%LW
/6%LW
0,62
026,
166
WRVODYH
&DSWXUHVWUREH
&3+$ 
      
     
DLG

ST STM32F446 Series Specifications

General

Brand	ST
Model	STM32F446 Series
Category	Microcontrollers
Language	English