ST STM32F446 Series

General-purpose timers (TIM2 to TIM5) RM0390
526/1328 RM0390 Rev 4
Figure 164. Counter timing diagram, internal clock divided by N
Figure 165. Counter timing diagram, Update event when ARPE=0 (TIMx_ARR not
preloaded)
06Y9
&.B,17
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHURYHUIORZ
8SGDWHLQWHUUXSWIODJ8,)
) 
)) 
06Y9
&.B,17
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHURYHUIORZ
8SGDWHLQWHUUXSWIODJ8,)
           
&17B(1
$XWRUHORDGUHJLVWHU
:ULWHDQHZYDOXHLQ7,0[B$55