Inter-integrated circuit (I
2
C) interface RM0390
764/1328 RM0390 Rev 4
Figure 274. Transfer sequence diagram for slave transmitter
1. The EV1 and EV3_1 events stretch SCL low until the end of the corresponding software sequence.
2. The EV3 event stretches SCL low if the software sequence is not completed before the end of the next byte
transmission
Slave receiver
Following the address reception and after clearing ADDR, the slave receives bytes from the
SDA line into the DR register via the internal shift register. After each byte the interface
generates in sequence:
• An acknowledge pulse if the ACK bit is set
• The RxNE bit is set by hardware and an interrupt is generated if the ITEVFEN and
ITBUFEN bit is set.
If RxNE is set and the data in the DR register is not read before the end of the next data
reception, the BTF bit is set and the interface waits until BTF is cleared by a read from the
I2C_DR register, stretching SCL low (see Figure 275 Transfer sequencing).
ELWVODYHWUDQVPLWWHU
ELWVODYHWUDQVPLWWHU
6 $ GGUHVV $ 'DWD
(9 (9 (9
6
U
'DWD $
(9 (9B (9 (9 (9
DL9
'DWD$$
'DWD1 1$ 3
(9
(9
(9
6 +HDGHU $ $GGUHVV $
(9
+HDGHU $
'DWD1 1$ 3
/HJHQG 6 6WDUW6
U
5HSHDWHG6WDUW3 6WRS$ $FNQRZOHGJH1$ 1RQDFNQRZOHGJH
(9[ (YHQWZLWKLQWHUUXSWLI,7(9)(1
(97[( VKLIWUHJLVWHUHPSW\GDWDUHJLVWHUHPSW\ZULWH'DWDLQ'5
(97[( VKLIWUHJLVWHUQRWHPSW\GDWDUHJLVWHUHPSW\FOHDUHGE\ZULWLQJ'5
(9$) $)LVFOHDUHGE\ZULWLQJµ¶LQ$)ELWRI65UHJLVWHU
$9$''5 FOHDUHGE\UHDGLQJ65IROORZHGE\UHDGLQJ65
To Next Page
Loading...
Need help?
General
