ST STM32F446 Series

RM0390 Rev 4 461/1328
RM0390 Advanced-control timers (TIM1&TIM8)
520
Figure 126. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36
1. Center-aligned mode 2 or 3 is used with an UIF on overflow.
Figure 127. Counter timing diagram, internal clock divided by N
 
069
&.B36&
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHURYHUIORZ
8SGDWHLQWHUUXSWIODJ8,)
&17B(1
 
069
&.B36&
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
8SGDWHLQWHUUXSWIODJ8,)
&RXQWHUXQGHUIORZ
) 