ST STM32F446 Series - Figure 176. Counter Timing Diagram, Update Event with ARPE=1 (Counter Underflow); Figure 177. Counter Timing Diagram, Update Event with ARPE=1 (Counter Overflow)

General-purpose timers (TIM2 to TIM5) RM0390
532/1328 RM0390 Rev 4
Figure 176. Counter timing diagram, Update event with ARPE=1 (counter underflow)
Figure 177. Counter timing diagram, Update event with ARPE=1 (counter overflow)
069
)' 
&.B,17
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHUXQGHUIORZ
8SGDWHLQWHUUXSWIODJ8,)
      
&17B(1
$XWRUHORDGSUHORDGUHJLVWHU
:ULWHDQHZYDOXHLQ7,0[B$55
     
)' 
$XWRUHORDGDFWLYHUHJLVWHU
069
)' 
&.B,17
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHURYHUIORZ
8SGDWHLQWHUUXSWIODJ8,)
      )) ) )$ )% )&) 
&17B(1
$XWRUHORDGSUHORDGUHJLVWHU
:ULWHDQHZYDOXHLQ7,0[B$55
$XWRUHORDGDFWLYHUHJLVWHU
)' 