ST STM32F446 Series

Embedded Flash memory interface RM0390
68/1328 RM0390 Rev 4
Figure 4 shows the execution of sequential 32-bit instructions with and without prefetch
when 3 WSs are needed to access the Flash memory.
Figure 4. Sequential 32-bit instruction execution
&
&
&
&
$
$
$
$
%
%
%
%
&
&
&
&
$
$
$
%
%



 




2EADINS 'IVESINS 2EADINS 'IVESINS
INS
FETCH
INS
FETCH
INS
FETCH
INS
FETCH
INS
FETCH
INS
FETCH
INS
FETCH
INS
FETCH
7!)4
7!)4
$%

&
&
&
&
$
$
$
%
%


 


&
&
&
&
$
$
$
%
%
7AITDATA





%

2EADINS 'IVESINS 'IVESINS
2EADINS 2EADINS
INS INS
FETCH
INS INS
7ITHOUTPREFETCH
7ITHPREFETCH
&$%
#ORTEX-PIPELINE
!("PROTOCOL
ADDRESSREQUESTED
&&ETCHSTAGE
$$ECODESTAGE
%%XECUTESTAGE
INS
FETCH
INS
FETCH
INS
FETCH FETCH FETCH FETCH
INS
FETCH
-36