ST STM32F446 Series User Manual

RM0390 Rev 4 819/1328
RM0390 Universal synchronous asynchronous receiver transmitter (USART)
845
Figure 286. Mute mode using Idle line detection
Address mark detection (WAKE=1)
In this mode, bytes are recognized as addresses if their MSB is a ‘1 else they are
considered as data. In an address byte, the address of the targeted receiver is put on the 4
LSB. This 4-bit word is compared by the receiver with its own address that is programmed in
the ADD bits in the USART_CR2 register.
The USART enters mute mode when an address character is received that does not match
its programmed address. In this case, the RWU bit is set by hardware. The RXNE flag is not
set for this address byte and no interrupt nor DMA request is issued as the USART would
have entered mute mode.
It exits from mute mode when an address character is received that matches the
programmed address. Then the RWU bit is cleared and subsequent bytes are received
normally. The RXNE bit is set for the address character since the RWU bit has been
cleared.
The RWU bit can be written to as 0 or 1 when the receiver buffer contains no data (RXNE=0
in the USART_SR register). Otherwise the write attempt is ignored.
An example of mute mode behavior using address mark detection is given in Figure 287.
Figure 287. Mute mode using address mark detection
06Y9
'DWD
'DWD ,'/('DWD 'DWD 'DWD
,GOHIUDPHGHWHFWHG0054ZULWWHQWR
5:8
5;
0XWHPRGH
1RUPDOPRGH
5;1( 5;1(
'DWD
06Y9
,'/( $GGU  'DWD 'DWD ,'/( $GGU  'DWD 'DWD $GGU  'DWD
,QWKLVH[DPSOHWKHFXUUHQWDGGUHVVRIWKHUHFHLYHULV
SURJUDPPHGLQWKH86$57B&5UHJLVWHU
5;1(
1RQPDWFKLQJDGGUHVV0DWFKLQJDGGUHVV
1RQPDWFKLQJDGGUHVV
0054ZULWWHQWR
5;1(ZDVFOHDUHG
5:8
5;
0XWHPRGH 0XWHPRGH1RUPDOPRGH
5;1( 5;1(

ST STM32F446 Series Specifications

General

Brand	ST
Model	STM32F446 Series
Category	Microcontrollers
Language	English