RM0390 Rev 4 1243/1328
RM0390 USB on-the-go full-speed/high-speed (OTG_FS/OTG_HS)
1264
Figure 425. Processing a SETUP packet
• Handling more than three back-to-back SETUP packets
Per the USB 2.0 specification, normally, during a SETUP packet error, a host does not send
more than three back-to-back SETUP packets to the same endpoint. However, the USB 2.0
specification does not limit the number of back-to-back SETUP packets a host can send to
the same endpoint. When this condition occurs, the OTG_FS/OTG_HS controller generates
an interrupt (B2BSTUP in OTG_DOEPINTx).
• Setting the global OUT NAK
Internal data flow:
1. When the application sets the Global OUT NAK (SGONAK bit in OTG_DCTL), the core
stops writing data, except SETUP packets, to the receive FIFO. Irrespective of the
space availability in the receive FIFO, non-isochronous OUT tokens receive a NAK
handshake response, and the core ignores isochronous OUT data packets
2. The core writes the Global OUT NAK pattern to the receive FIFO. The application must
reserve enough receive FIFO space to write this data pattern.
3. When the application pops the Global OUT NAK pattern word from the receive FIFO,
the core sets the GONAKEFF interrupt (OTG_GINTSTS).
4. Once the application detects this interrupt, it can assume that the core is in Global OUT
NAK mode. The application can clear this interrupt by clearing the SGONAK bit in
OTG_DCTL.
Application programming sequence:
06Y9
:DLWIRU673LQ27*B'2(3,17[
UHPBVXSFQW
UGBUHJ27*B'2(376,=[
VHWXSBFPG> PHP>±UHPBVXSFQW@
VHWXSBFPG>@ PHP>±UHPBVXSFQW@
FWUOBUGZUVWDJH
)LQGVHWXSFPGW\SH
VWDJH
5HDG
VHWXSBQSBLQBSNW
6WDWXV,1SKDVH
UFYBRXWBSNW
'DWD287SKDVH
VHWXSBQSBLQBSNW
'DWD,1SKDVH
:ULWH
To Next Page
Loading...
Need help?
General
