EasyManuals Logo

ST STM32WL5 Series User Manual

ST STM32WL5 Series
1461 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #338 background imageLoading...
Page #338 background image
Reset and clock control (RCC) RM0453
338/1461 RM0453 Rev 1
Bit 31 LPWRRSTF: Low-power reset flag
This bit is set by hardware when a reset occurs due to illegal Stop, Standby or Shutdown
mode entry. It is cleared by writing to the RMVF bit.
0: No illegal mode reset occurred
1: Illegal mode reset occurred
Bit 30 WWDGRSTF: Window watchdog reset flag
This bit is set by hardware when a window watchdog reset occurs. It is cleared by writing to
the RMVF bit.
0: No window watchdog reset occurred
1: Window watchdog reset occurred
Bit 29 IWDGRSTF: Independent window watchdog reset flag
This bit is set by hardware when an independent watchdog reset domain occurs. It is cleared
by writing to the RMVF bit.
0: No independent watchdog reset occurred
1: Independent watchdog reset occurred
Bit 28 SFTRSTF: Software reset flag
This bit is set by hardware when a software reset occurs. It is cleared by writing to the RMVF
bit.
0: No software reset occurred
1: Software reset occurred
Bit 27 BORRSTF: BOR flag
This bit is set by hardware when a BOR occurs. It is cleared by writing to the RMVF bit.
0: No BOR occurred
1: BOR occurred
Bit 26 PINRSTF: Pin reset flag
This bit is set by hardware when a reset from the NRST pin occurs. It is cleared by writing to
the RMVF bit.
0: No reset from NRST pin occurred
1: Reset from NRST pin occurred
Bit 25 OBLRSTF: Option byte loader reset flag
This bit is set by hardware when a reset from the option byte loading occurs. It is cleared by
writing to the RMVF bit.
0: No reset from option byte loading occurred
1: Reset from option byte loading occurred
Bit 24 RFILARSTF: Sub-GHz radio illegal command flag
This bit is set by hardware when a illegal sub-GHz radio command is sent. It is cleared by
writing to the RMVF bit.
0: No sub-GHz radio illegal command occurred
1: Sub-GHz radio illegal command occurred
Bit 23 RMVF: Remove reset flag
This bit is set by software to clear the reset flags LPWRRSTF, WWDGRSTF, IWDGRSTF,
SFTRSTF, BORRSTF, PINRSTF, OBLRSTF and RFILARSTF.
0: No effect
1: Reset flags reset
Bits 22:16 Reserved, must be kept at reset value.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32WL5 Series and is the answer not in the manual?

ST STM32WL5 Series Specifications

General IconGeneral
BrandST
ModelSTM32WL5 Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals