EasyManuals Logo

ST STM32WL5 Series User Manual

ST STM32WL5 Series
1461 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #40 background imageLoading...
Page #40 background image
Contents RM0453
40/1461 RM0453 Rev 1
38.8.3 CPU1 ROM CoreSight peripheral identity register 0 (ROM_PIDR0) . 1387
38.8.4 CPU1 ROM CoreSight peripheral identity register 1 (ROM_PIDR1) . 1388
38.8.5 CPU1 ROM CoreSight peripheral identity register 2 (ROM_PIDR2) . 1388
38.8.6 CPU1 ROM CoreSight peripheral identity register 3 (ROM_PIDR3) . 1389
38.8.7 CPU1 ROM CoreSight component identity register 0 (ROM_CIDR0) 1389
38.8.8 CPU1 ROM CoreSight peripheral identity register 1 (ROM_CIDR1) . 1390
38.8.9 CPU1 ROM CoreSight component identity register 2 (ROM_CIDR2) 1390
38.8.10 CPU1 ROM CoreSight component identity register 3 (ROM_CIDR3) 1391
38.8.11 CPU1 ROM table register map and reset values . . . . . . . . . . . . . . . . 1391
38.9 CPU1 breakpoint unit (FPB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1392
38.9.1 FPB control register (FPB_CTRLR) . . . . . . . . . . . . . . . . . . . . . . . . . . 1392
38.9.2 FPB remap register (FPB_REMAPR) . . . . . . . . . . . . . . . . . . . . . . . . 1393
38.9.3 FPB comparator register x (FPB_COMPxR) . . . . . . . . . . . . . . . . . . . 1393
38.9.4 FPB CoreSight peripheral identity register 4 (FPB_PIDR4) . . . . . . . 1394
38.9.5 FPB CoreSight peripheral identity register 0 (FPB_PIDR0) . . . . . . . 1395
38.9.6 FPB CoreSight peripheral identity register 1 (FPB_PIDR1) . . . . . . . 1395
38.9.7 FPB CoreSight peripheral identity register 2 (FPB_PIDR2) . . . . . . . 1396
38.9.8 FPB CoreSight peripheral identity register 3 (FPB_PIDR3) . . . . . . . 1396
38.9.9 FPB CoreSight component identity register 0 (FPB_CIDR0) . . . . . . 1397
38.9.10 FPB CoreSight peripheral identity register 1 (FPB_CIDR1) . . . . . . . 1397
38.9.11 FPB CoreSight component identity register 2 (FPB_CIDR2) . . . . . . 1398
38.9.12 FPB CoreSight component identity register 3 (FPB_CIDR3) . . . . . . 1398
38.9.13 CPU1 FPB register map and reset values . . . . . . . . . . . . . . . . . . . . . 1398
38.10 CPU1 instrumentation trace macrocell (ITM) . . . . . . . . . . . . . . . . . . . . 1399
38.10.1 ITM stimulus register x (ITM_STIMRx) . . . . . . . . . . . . . . . . . . . . . . . 1400
38.10.2 ITM trace enable register (ITM_TER) . . . . . . . . . . . . . . . . . . . . . . . . 1400
38.10.3 ITM trace privilege register (ITM_TPR) . . . . . . . . . . . . . . . . . . . . . . . 1401
38.10.4 ITM trace control register (ITM_TCR) . . . . . . . . . . . . . . . . . . . . . . . . 1401
38.10.5 ITM CoreSight peripheral identity register 4 (ITM_PIDR4) . . . . . . . . 1402
38.10.6 ITM CoreSight peripheral identity register 0 (ITM_PIDR0) . . . . . . . . 1403
38.10.7 ITM CoreSight peripheral identity register 1 (ITM_PIDR1) . . . . . . . . 1403
38.10.8 ITM CoreSight peripheral identity register 2 (ITM_PIDR2) . . . . . . . . 1404
38.10.9 ITM CoreSight peripheral identity register 3 (ITM_PIDR3) . . . . . . . . 1404
38.10.10 ITM CoreSight component identity register 0 (ITM_CIDR0) . . . . . . . 1405
38.10.11 ITM CoreSight peripheral identity register 1 (ITM_CIDR1) . . . . . . . . 1405
38.10.12 ITM CoreSight component identity register 2 (ITM_CIDR2) . . . . . . . 1406
38.10.13 ITM CoreSight component identity register 3 (ITM_CIDR3) . . . . . . . 1406

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32WL5 Series and is the answer not in the manual?

ST STM32WL5 Series Specifications

General IconGeneral
BrandST
ModelSTM32WL5 Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals