EasyManua.ls Logo

Cmsemicon CMS32L051 - Page 558

Default Icon
703 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
V1.2.2
CMS32L051 User Manual |Chapter 14 Serial interface IICA
www.mcu.com.cn 558 / 703
Figure 14-31The descriptions of (7) to (15) of "(3) Data - Data - Stop condition" in Figure 14-31are as
follows:
At the end of the data transfer, the ACK is sent to the master controller through the hardware
because the ACKEn bit of the slave is 1. The master detected ACK (ACKDn=1) on the rising
edge of the 9th clock.
Both the master and slave enter a waiting state (SCLAn=0) on the falling edge of the 9th clock
and both generate interrupts (INTIICAn: End of Transmission Interrupt).
The master transmits data to the IICA shift register n (IICAn) to relieve the master from waiting.
If the slave reads the received data and releases the wait (WRELn=1), the master controller
begins to transmit the data to the slave.
At the end of the data transfer, the slave party (ACKEn=1) sends the ACK to the master
controller through the hardware. The master detected ACK (ACKDn=1) on the rising edge of the
9th clock.
Both the master and slave enter a waiting state (SCLAn=0) on the falling edge of the 9th clock
and both generate interrupts (INTIICAn: End of Transmission Interrupt).
The slave reads the received data and releases the wait (WRELn=1).
If the stop condition is triggered to assert (SPTn=1) in the master controller, the bus data line
(SDAAn=0) is cleared and the bus clock line is asserted (SCLAn=1), and the bus data line is
asserted (SDAAn=1) after the preparation time of the stop condition has passed. Generate a
stop condition (change SDAAn from 0 to 1 by SCLAn=1).
If a stop condition is generated, the slave detects the stop condition and generates an interrupt
(INTIICAn: Stop condition interrupt).
Note 1. Figure 14-31 to shows a series of operational steps for data communication via the I
2
C bus.
Figure 14-31 (1) start condition ~ address ~ data describes steps (1) ~ (6).
Figure 14-31 (2) address ~ data ~ data illustrates steps (3) ~ (10).
Figure 14-31 (3) data ~ data ~ stop conditions illustrates steps (7) ~ (15)
2.n=0

Table of Contents

Related product manuals