EasyManua.ls Logo

NEC Xen IPK - Master Clock Selection

NEC Xen IPK
638 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
1-8-33, Master Clock Selection DRAFT 3 Chapter 1 – 247
Xen IPK Programming Manual
Doc. No.: 8194 - Release 2.0
December 2004
1-8-33
System Mode
1
Submode
8
Data No.
33
PC Programming
+ AN
Master Clock Selection
General Description
When either a PRT(1)-U( ) or BRT(4)-U( ) ETU is installed, clocking must be synchronised.
This Memory Block assigns the source to be synchronised with. Enter the cabinet/slot number of
the PRT or BRT ETU to be used for synchronisation of the CLKG-U( ). This synchronised clock
signal is then fed to each of the remaining BRT and PRT ETUs.
Display
Programming Procedures
1
Go off-line.
2
Press LK1 + LK8 + CC to access the Memory Block.
3
Use dial pad to enter number of digits.
Note: Use the following to enter data:
K~I to enter digits
J to move cursor left
L to move cursor right
Default Values
Cabinet 0 (Not Assigned)
Setting Data
Cabinet 0 ~ 3
Slot 1 ~ 8
4
PressNto write the data.
5
PressPto go back on-line.
Related Programming
M.B. Number Memory Block Name
7-1 Card Interface Slot Assignment
N
1. If the master clock selection is changed, all PRT calls may be disconnected as the resynchronisation occurs.
2. When a PRT or BRT ETU is installed, a CLKG-U( ) Unit must be fitted to the CPUI( )-U( ) ETU.
3. Ensure this Memory Block is set correctly when a BRI or PRI card is installed.
4. If Clock is not set, data services via ISDN may be affected.
3 3 : M S T R C L C K 0 :
T I M E D I S P L A Y
Data
No.
Title
Cabinet
0~3
Slot 1~8

Table of Contents

Related product manuals