EasyManua.ls Logo

NXP Semiconductors PXN2020 - 36.6.10.6 Nexus3+ Read;Write Access to Memory-Mapped Resources

NXP Semiconductors PXN2020
1376 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Nexus Development Interface (NDI)
PXN20 Microcontroller Reference Manual, Rev. 1
36-62 Freescale Semiconductor
NOTE
Set the OVC bits within the DC1 register to delay the CPU to alleviate (but
not eliminate) potential overrun situations.
Error information is messaged out in the following format (see Table 36-15)
:
Figure 36-49. Error Message Format
36.6.10.5.4 Watchpoint Timing Diagram (2 MDO/1 MSEO Configuration)
Figure 36-50. Watchpoint Message and Watchpoint Error Message
36.6.10.6 Nexus3+ Read/Write Access to Memory-Mapped Resources
The read/write access feature allows access to memory-mapped resources via the JTAG/OnCE port. The
read/write mechanism supports single as well as block reads and writes to e200z6 system bus resources.
The Nexus3+ module is capable of accessing resources on the e200z6 system bus, with multiple
configurable priority levels. Memory-mapped registers and other non-cached memory can be accessed via
the standard memory map settings.
All accesses are setup and initiated by the read/write access control/status register (RWCS), as well as the
read/write access address (RWA) and read/write access data registers (RWD).
Using the read/write access registers (RWCS/RWA/RWD), memory-mapped e200z6 system bus resources
can be accessed through Nexus3+. The following subsections describe the steps required to access
memory-mapped resources.
NOTE
Read/write access can only access memory mapped resources when system
reset is de-asserted.

Table of Contents

Related product manuals