EasyManua.ls Logo

NXP Semiconductors PXN2020 - 28.1.2 Features

NXP Semiconductors PXN2020
1376 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Enhanced Modular Input/Output Subsystem (eMIOS200)
PXN20 Microcontroller Reference Manual, Rev. 1
28-2 Freescale Semiconductor
Figure 28-1. eMIOS200 Block Diagram (PXN20)
28.1.2 Features
As many as 32 channels implemented using three channel types
Channels features:
16-bit registers for captured/match values
[D][A]
Counter
Buses
(Time
Bases)
[C][A]
[B][A]
Counter
Buses
(Time
Bases)
Counter
Buses
(Time
Bases)
All
Submodules
Internal
Counter
Clock
Enable
IIB
Output Disable Input[3:0]
Global Time
Base Enable
Global Time Base
Bit (GTBE) Output
System
Clock
BIU
IP
Interface
Clock
Prescaler
Output Disable
Control Bus
[D][A]
Channel[23]
Channel
Type A
EMIOS[23]
Channel[22]
Channel
Type C
Channel[16]
Channel
Type A
Channel[15]
Channel
Type C
Channel[8]
Channel
Type A
Channel[7]
Channel
Type B
Channel[0]
Channel
Type A
[B]
[D]
[C]
Enhanced Modular
I/O System
(eMIOS200)
EMIOS[22]
EMIOS[16]
EMIOS[15]
EMIOS[8]
EMIOS[7]
EMIOS[0]

Table of Contents

Related product manuals