EasyManua.ls Logo

NXP Semiconductors PXN2020 - 3.4.4 Port D Pins; 3.4.4.1 PD0 - GPIO (PD[0]); CAN_A Transmit (CNTX_A); 3.4.4.2 PD1 - GPIO (PD[1]); CAN_A Receive (CNRX_A); 3.4.4.3 PD2 - GPIO (PD[2]); CAN_B Transmit (CNTX_B)

NXP Semiconductors PXN2020
1376 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Signal Description
PXN20 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor 3-25
3.4.4 Port D Pins
3.4.4.1 PD0 GPIO (PD[0]) / CAN_A Transmit (CNTX_A)
PD[0] is a GPIO pin. CNTX_A is the transmit output pin for the FlexCAN A module.
3.4.4.2 PD1 GPIO (PD[1]) / CAN_A Receive (CNRX_A)
PD[1] is a GPIO pin. CNRX_A is the receive input pin for the FlexCAN A module. PD[1] can be
configured as a wakeup pin in the CRP_PWKENL register.
3.4.4.3 PD2 GPIO (PD[2]) / CAN_B Transmit (CNTX_B)
PD[2] is a GPIO pin. CNTX_B is the transmit output pin for the FlexCAN B module.
3.4.4.4 PD3 GPIO (PD[3]) / CAN_B Receive (CNRX_B)
PD[3] is a GPIO pin. CNRX_B is the receive input pin for the FlexCAN B module. PD[3] can be
configured as a wakeup pin in the CRP_PWKENL register.
3.4.4.5 PD4 GPIO (PD[4]) / CAN_C Transmit (CNTX_C)
PD[4] is a GPIO pin. CNTX_C is the transmit output pin for the FlexCAN C module.
3.4.4.6 PD5 GPIO (PD[5]) / CAN_C Receive (CNRX_C)
PD[5] is a GPIO pin. CNRX_C is the receive input pin for the FlexCAN C module. PD[5] can be
configured as a wakeup pin in the CRP_PWKENL register.
3.4.4.7 PD6 GPIO (PD[6]) / CAN_D Transmit (CNTX_D) / TXD_K / I
2
C_B Serial
Clock Line (SCL_B)
PD[6] is a GPIO pin. CNTX_D is the transmit output pin for the FlexCAN D module. TXD_K is the
transmit output pin for the eSCI K module. SCL_B is the serial clock signal for the I
2
C B module.
3.4.4.8 PD7 GPIO (PD[7]) / CAN_D Receive (CNRX_D) / RXD_K / I
2
C_B Serial
Data Line (SDA_B)
PD[7] is a GPIO pin. CNRX_D is the receive input pin for the FlexCAN D module. RXD_K is the receive
input pin for the eSCI K module. SDA_B is the serial data line for the I
2
C B module. PD[7] can be
configured as a wakeup pin in the CRP_PWKENL register.
3.4.4.9 PD8 GPIO (PD[8]) / CAN_E Transmit (CNTX_E) / TXD_LK / I
2
C_C Serial
Clock Line (SCL_C)
PD[8] is a GPIO pin. CNTX_E is the transmit output pin for the FlexCAN E module. TXD_L is the
transmit output pin for the eSCI L module. SCL_C is the serial clock signal for the I
2
C C module.

Table of Contents

Related product manuals