EasyManua.ls Logo

NXP Semiconductors PXN2020 - Page 688

NXP Semiconductors PXN2020
1376 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
FlexRay Communication Controller (FlexRAY)
PXN20 Microcontroller Reference Manual, Rev. 1
26-74 Freescale Semiconductor
Table 26-79. MBCCSRn Field Descriptions
Field Description
Message Buffer Configuration
MCM Message Buffer Commit Mode — This bit configures the commit mode of a double buffered message buffer.
0 Streaming commit mode.
1 Immediate commit mode.
MBT Message Buffer Type — This bit configures the buffering type of a transmit message buffer.
0 Single buffered message buffer.
1 Double buffered message buffer.
MTD Message Buffer Transfer Direction — This bit configures the transfer direction of a message buffer.
0 Receive message buffer.
1 Transmit message buffer.
Message Buffer Control
CMT Commit for Transmission — This bit indicates if the transmit message buffer data are ready for transmission.
0 Message buffer data not ready for transmission.
1 Message buffer data ready for transmission.
EDT Enable/Disable Trigger — If the application writes 1 to this bit, a message buffer enable or disable is triggered,
depending on the current value EDS status bit is 0.
0 No effect.
1 Message buffer enable or disable is triggered.
LCKT Lock/Unlock Trigger — If the application writes 1 to this bit, a message buffer lock or unlock is triggered,
depending on the current value of the LCKS status bit.
0 No effect.
1 Message buffer lock or unlock is triggered.
MBIE Message Buffer Interrupt Enable — This control bit defines whether the message buffer will generate an
interrupt request when its MBIF flag is set.
0 Interrupt request generation disabled.
1 Interrupt request generation enabled.
Message Buffer Status
DUP Data Updated — This status bit indicates whether the frame header in the message buffer header field and the
data in the message buffer data field were updated after a frame reception.
0 Frame Header and Message buffer data field not updated.
1 Frame Header and Message buffer data field updated.
DVAL Data Valid — For receive message buffers this status bit indicates whether the message buffer data field
contains valid frame data. For transmit message buffers the status bit indicates if a message is transferred again
due to the state transmission mode of the message buffer.
0 receive message buffer contains no valid frame data / message is transmitted for the first time.
1 receive message buffer contains valid frame data / message will be transferred again.
EDS Enable/Disable Status — This status bit indicates whether the message buffer is enabled or disabled.
0 Message buffer is disabled.
1 Message buffer is enabled.
LCKS Lock Status — This status bit indicates the current lock status of the message buffer.
0 Message buffer is not locked by the application.
1 Message buffer is locked by the application.
MBIF Message Buffer Interrupt Flag — This flag is set when the slot status field of the message buffer was updated
after frame transmission or reception, or when a transmit message buffer was just enabled by the application.
0 No such event.
1 Slot status field updated or transmit message buffer just enabled.

Table of Contents

Related product manuals