ST STM8S - Capture;Compare Mode Register 2 (TIM1_CCMR2)

16-bit advanced control timer (TIM1) RM0016
198/449 Doc ID 14587 Rev 8
17.7.10 Capture/compare mode register 2 (TIM1_CCMR2)
Address offset: 0x09
Reset value: 0x00
Channel configured in output
Channel configured in input
76543210
OC2CE OC2M[2:0] OC2PE OC2FE CC2S[1:0]
rw rw rw rw rw rw rw rw
Bit 7 OC2CE: Output compare 2 clear enable
Bits 6:4 OC2M(2:0]: Output compare 2 mode
Bit 3 OC2PE: Output compare 2 preload enable
Bit 2 OC2FE: Output compare 2 fast enable
Bits 1:0 CC2S[1:0]: Capture/compare 2 selection
This bitfield defines the direction of the channel (input/output) and the used input.
00: CC2 channel is configured as output
01: CC2 channel is configured as input, IC2 is mapped on TI2FP2
10: CC2 channel is configured as input, IC2 is mapped on TI1FP2
11: Reserved
Note: CC2S bits are writable only when the channel is off (CC2E and CC2NE = 0 and updated in
TIM1_CCER1).
76543210
IC2F[3:0] IC2PSC[1:0] CC2S[1:0]
rw rw rw rw rw rw rw rw
Bits 7:4 IC2F: Input capture 2 filter
Bits 3:2 IC2PSC(1:0]: Input capture 2 prescaler
Bits 1:0 CC2S[1:0]: Capture/compare 2 selection
This bitfield defines the direction of the channel (input/output) and the used input.
00: CC2 channel is configured as output
01: CC2 channel is configured as input, IC2 is mapped on TI2FP2
10: CC2 channel is configured as input, IC2 is mapped on TI1FP2
11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode works only if an internal
trigger input is selected through the TS bit (TIM1_SMCR register).
Note: CC2S bits are writable only when the channel is off (CC2E and CC2NE = 0 and updated in
TIM1_CCER1).