ST STM8S Reference Manual

RM0016 Serial peripheral interface (SPI)
Doc ID 14587 Rev 8 275/449
20.4.4 SPI status register (SPI_SR)
Address offset: 0x03
Reset value: 0x02
76543210
BSY OVR MODF CRCERR WKUP
Reserved
TXE RXNE
r rc_w0 rc_w0 rc_w0 rc_w0 r r
Bit 7 BSY: Busy flag
0: SPI not busy
1: SPI is busy in communication
This flag is set and reset by hardware.
Note: BSY flag must be used with cautious: refer to Section 20.3.7: Status flags on page 267 and
Section 20.3.8: Disabling the SPI on page 268
Bit 6 OVR: Overrun flag
0: No Overrun occurred
1: Overrun occurred
This flag is set by hardware and reset by a software sequence.
Bit 5 MODF: Mode fault
0: No Mode fault occurred
1: Mode fault occurred
This flag is set by hardware and reset by a software sequence.
Bit 4 CRCERR: CRC error flag
0: CRC value received matches the SPI_RXCRCR value
1: CRC value received does not match the SPI_RXCRCR value
This flag is set by hardware and cleared by software writing 0.
Bit 3 WKUP: Wakeup flag
0: No wakeup event occurred
1: Wakeup event occurred
This flag is set on the first sampling edge on SCK when the STM8 is in Halt mode and the SPI is
configured as slave.
This flag is reset by software writing 0.
Bit 2 Reserved
Bit 1 TXE: Transmit buffer empty
0: Tx buffer not empty
1: Tx buffer empty
Bit 0 RXNE: Receive buffer not empty
0: Rx buffer empty
1: Rx buffer not empty

ST STM8S Specifications

General

Architecture	8-bit
Core	STM8
Communication Interfaces	UART, SPI, I2C
Operating Voltage	2.95 V to 5.5 V
Max Clock Frequency	16 MHz
Flash Memory	8 KB to 128 KB
RAM	1 KB to 6 KB
ADC	10-bit
Operating Temperature	-40°C to +85°C
Package	LQFP, TSSOP, SO