EasyManua.ls Logo

NXP Semiconductors PXN2020 - Page 171

NXP Semiconductors PXN2020
1376 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Frequency Modulated Phase-Locked Loop (FMPLL)
PXN20 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor 7-9
ERATE Enhanced Modulation Rate. The ERATE bits control the rate of frequency modulation applied to the system
frequency. Ta bl e 7- 8 shows the allowable modulation rates.
Note: The PLL modulation rate must be within the f
MOD
specification (see the PXN20 Microcontroller Data
Sheet).
EDEPTH Enhanced Modulation Depth. The EDEPTH bit field controls the frequency modulation depth and enables the
frequency modulation. When programmed to a value other than 0x0, the frequency modulation is
automatically enabled. Tabl e 7 -9 shows are the programmable frequency deviations from the system
frequency. When the depth value is changed to a value other than 0x0, the calibration sequence is
reinitialized.
ERFD Enhanced Reduced Frequency Divider. The ERFD bits control a divider at the output of the PLL. The value
specified by the ERFD bits establish the divisor applied to the PLL frequency. The ERFD divides the output
clock by the quantity (ERFD + 1). Even-numbered ERFD settings, which would result in odd divide ratios, are
not allowed.
The decimal equivalent of the ERFD binary number is substituted into the equation from Table 7- 11 .
Note: The ERFD divides the output clock by the quantity (ERFD + 1). Even numbered ERFD settings, which
would result in odd divide ratios, are invalid and cause the PLL to produce an unpredictable output
clock. The PLL output clock must be within the f
PLL
specification (see the PXN20 Microcontroller Data
Sheet).
Changing the ERFD bits does not affect the PLL, hence, no re-lock delay is incurred. Resulting changes in
clock frequency are synchronized to the next falling edge of the current system clock. These bits should be
written only when the lock bit (LOCK) is set, to avoid surpassing the allowable system operating frequency.
In PLL Off mode, the ERFD bits have no effect.
The available output divider ratios are given in Table 7-1 0.
Table 7-8. Programmable Modulation Rates
ERATE Modulation Rate (Hz)
00 F
mod
= F
extal
/80
01 F
mod
= F
extal
/40
10 F
mod
= F
extal
/20
11 Invalid
Table 7-9. Programmable Modulation Depths
EDEPTH Modulation Depth (% of F
sys
)
000 0
001 0.25% – 0.5%
010 0.75% – 1.0%
011 1.25% – 1.5%
100 1.75% – 2.0%
101 – 111 Reserved
Table 7-7. ESYNCR2 Field Descriptions (continued)
Field Description

Table of Contents

Related product manuals