EasyManua.ls Logo

IBM PowerPC 405GP - Page 311

IBM PowerPC 405GP
668 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Status
information includes error type
and
master
read/write status. DCPO_ESRO field
and
DCPO_PLBBEAR
or
DCPO_MEMBEAR lock
status
is
also
reported.
DETO
.
FLO
DET1
FL1
DET2
FL2
DET3
FL3
RWO
ALO
RW1
AL1
RW2 AL2 RW3 AL3
Figure 14-8. Decompression Controller Error Status Register 0 (DCPO_ESR)
0:2
DETO
Decompression Error Type for Master 0 Master 0 is the processor core instruction
000 Time-out during ITE fetch cache unit (ICU).
001
Time-out during block fetch
010 Memory controller error during ITE
fetch
011
Memory controller error during block
fetch
100-111 Reserved
3
RWO
ReadlWrite Status for Master °
This implementation only reports errors for
° Error operation was a write
compressed reads.
1 Error operation was a read
4
FLO
DCPO_ESR Field Lock for Master 0
DCPO_ESR
register fields are locked when
° DCPO_ESR fields are unlocked
the PLB_lockErr signal was active in the
1
DCPO_ESR fields are locked
cycle in which the error occurred.
5
ALO
DCPO_MEMBEARlDCPO_PLBBEAR
DCPO_MEMBEAR and DCPO_PLBBEAR
Address Lock for Master
0 are locked to this master address when the
o Master has not locked PLB_lockErr signal was active in the cycle
DCPO_MEMBEAR and
in which the error occurred.
DCPO_PLBBEAR
1 Master has locked DCPO_MEMBEAR
and DCPO_PLBBEAR
6:8 DET1 Decompression Error Type for Master 1 See description for DCPO_ESR[DETO].
Master1 is the processor core data cache
unit (DCU).
9
RW1
ReadlWrite Status for Master 1 This implementation only reports errors for
o Error operation was a write compressed reads.
1 Error operation was a read
10
FL1
DCPO_ESR Field Lock for Master 1 DCPO_ESR register fields are locked when
o DCPO_ESR fields are unlocked
the PLB_lockErr signal was active in the
1
DCPO_ESR fields are locked
cycle in which the error occurred.
11
AL1
DCPO_MEMBEAR/DCPO_PLBBEAR DCPO_MEMBEAR and DCPO_PLBBEAR
Address Lock for Master 1 are locked to this master address when the
o Master has not locked PLB_lockErr signal was active in the cycle
DCPO_MEMBEAR and in which the error occurred.
DCPO_PLBBEAR
1 Master has locked
DCPO
MEMBEAR
-
and DCPO_PLBBEAR
14-8
PPC405GP User's Manual
Preliminary

Table of Contents

Related product manuals