EasyManuals Logo
Home>IBM>Computer Hardware>PowerPC 405GP

IBM PowerPC 405GP User Manual

IBM PowerPC 405GP
668 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #56 background imageLoading...
Page #56 background image
โ€ข External bus controller (EBC)
-
Flash ROM/Boot ROM interface
- Direct support for
8-,16-,
or 32-bit SRAM or external peripherals
- One external master supported
โ€ข PCI bus, Revision 2.2 compliant (32 bit, up to 66 MHz)
-
PCI bus interface can be configured to operate synchronously
or
asynchronously
to
the PLB
-
Internal PCI bus arbiter that can be disabled for use with an external arbiter
โ€ข DMA support for OPB and external peripherals
โ€ข
Ethernet 10/100 Mbps (full-duplex) controller with media access layer (MAL) support
โ€ข Interrupt controller supporting programmable interrupt handling from a variety of sources
โ€ข
Two
8-bit serial ports (16550 compatible UARTs)
โ€ข Inter-integrated circuit (IIC) controller
โ€ข General
purpose I/O (GPIO) controller
1.1.2 PowerPC Processor Core Features
The PowerPC RISC fixed-point CPU features:
โ€ข PowerPC User Instruction Set Architecture (UISA) and extensions for embedded applications
โ€ข
Thirty-two 32-bit general purpose registers (GPRs)
โ€ข Static branch prediction
โ€ข Five-stage pipeline with single-cycle execution of most instructions, including loads/stores
โ€ข Unaligned load/store
support to cache arrays, main memory, and on-Chip memory (OCM)
โ€ข
Hardware multiply/divide for faster integer arithmetic (4-cycle multiply, 35-cycle divide)
โ€ข Multiply-accumulate instructions
โ€ข Enhanced string and multiple-word handling
โ€ข
True little end ian operation
โ€ข Programmable Interval Timer (PIT), Fixed Interval Timer (FIT), and watchdog timer
โ€ข Forward and reverse trace from a trigger event
โ€ข Storage control
- Separate, configurable, two-way set-associative instruction and data cache units
- Eight words (32 bytes) per cache
line
- 16KB instruction and 8KB data cache arrays
-
Instruction cache unit (ICU) non-blocking during line fills, data cache unit (DCU) non-blocking
during line fills and flushes
- Read and write line buffers
-
Instruction fetch hits are supplied from line buffer
- Data
load/store hits are supplied to line buffer
-
Programmable ICU prefetching of next sequential line into line buffer
Preliminary
Overview 1-3

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the IBM PowerPC 405GP and is the answer not in the manual?

IBM PowerPC 405GP Specifications

General IconGeneral
BrandIBM
ModelPowerPC 405GP
CategoryComputer Hardware
LanguageEnglish

Related product manuals