Configuring the Internal Baseband Source
R&S
®
SMW200A
232User Manual 1175.6632.02 ─ 16
The modulation data is generated internally. The clock synchronization can be
based on the rising edge or the falling edge according to the configuration.
Refer to the data sheet for information about the maximum permissible multiple
symbol clock.
See also "Internal Modulation Data" on page 228.
●
Internal clock and internal data
The synchronization is always based on the positive edge of the clock.
●
External or internal clock and external serial data
The clock synchronization can be based on the rising or falling edge of the internal
clock, and of the external symbol clock.
From the externally supplied symbol clock, the instrument generates the bit clock. It
uses the bit clock for reading the serial data. The active edge of the bit clock is
configurable.
See also "External Modulation Data" on page 229.
If the internal clock is used, always connect the R&S SMW and the instrument act-
ing as a data source to a common reference frequency.
Related settings:
●
Chapter 4.5.2.3, "Clock Settings", on page 260
●
Chapter 11.2, "Configuring the Local and Global Connectors", on page 661
●
Clock settings in the dialogs of the firmware options
Control Signals
The following control signals are processed in the R&S SMW:
●
"Burst Gate" for power ramping
●
"Level Attenuation" for power ramping
●
"CW/Mod" for controlling the CW (continuous wave) mode
A dedicated internal "Control Data Editor" is provided for defining the control signals.
Refer to Chapter 4.6.3.8, "Control and Marker Lists Editor", on page 282 for a descrip-
tion on the provided settings.
Continuous Wave Mode
The "CW" signal turns off digital modulation. The signal is output in unmodulated form.
The CW/Mod control signal is generated internally and is output at one of the T/M local
connectors.
Power Ramping and Level Attenuation
The R&S SMW uses the two control signals "Burst Gate" and "Lev_Att" to trigger the
power ramping and level attenuation functions.
The instrument internally generates control signals as configured in Chapter 4.6.3.8,
"Control and Marker Lists Editor", on page 282; the signals can be output on the T/M
local connectors.
●
Burst gate control signal
The "Burst Gate" signal is a rectangular pulse signal with variable low and high
periods. Signal generation is restricted to the gate high periods. If the power ramp-
Common Functions and Settings in the Baseband Domain
To Next Page
Loading...
