EasyManua.ls Logo

Sharp LH79524 - Raw Interrupt Status Register (UARTRIS); Table 16-28. UARTRIS Register; Table 16-29. UARTRIS Fields

Sharp LH79524
555 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
UARTs LH79524/LH79525 User’s Guide
16-22 Version 1.0
16.3.2.11 Raw Interrupt Status Register (UARTRIS)
UARTRIS is the Raw Interrupt Status Register. These values are the state of the interrupt
prior to applying the mask specified in the UARTIMSC register. On a read, this register
returns the current raw status value of the corresponding interrupt. A write has no effect.
Table 16-28. UARTRIS Register
BIT 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
FIELD ///
RESET 0000000000000000
RW RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO
BIT 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
FIELD ///
OERIS
BERIS
PEARIS
FERIS
RTRIS
TXRIS
RXRIS
///
CTS0IS
///
RESET 0000000000000000
RW RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO
ADDR
UART 0: 0xFFFC0000 + 0x03C
UART 1: 0xFFFC1000 + 0x03C
UART 2: 0xFFFC2000 + 0x03C
Table 16-29. UARTRIS Fields
BITS NAME DESCRIPTION
31:11 /// Reserved Reading returns 0. Write the reset value.
10 OERIS
Overrun Error Interrupt Status Specifies the raw interrupt state of the
UARTOEINTR interrupt.
1 = Interrupt pending
0 = No interrupt
9 BERIS
Break Interrupt Status Specifies the raw interrupt state of the UARTBEINTR
interrupt.
1 = Interrupt pending
0 = No interrupt
8 PEARIS
Parity Error/ Address Received Interrupt Status Specifies the raw inter-
rupt state of the UARTPEARINTR interrupt.
1 = Interrupt pending
0 = No interrupt
7FERIS
Framing Error Interrupt Status Specifies the raw interrupt state of the
UARTFEINTR interrupt.
1 = Interrupt pending
0 = No interrupt
6RTRIS
Receive Timeout Interrupt Status Specifies the raw interrupt state of the
UARTRTINTR interrupt.
1 = Interrupt pending
0 = No interrupt

Table of Contents

Related product manuals