ARM Cortex-A76 Core

Asynchronous bridge
SYS domain
VCPU voltage domain
Asynchronous bridge
CPU domain
L1
L2
VSYS voltage domain
PDCPU
PDSYS
Core
Figure A4-2 Cortex-A76 core power domain diagram at enyo_core level
The following figure shows the power domains in the DSU, where everything in the same color is part of
the same power domain. The example shows four Cortex-A76 cores. The number of Cortex-A76 cores
can vary, and the number of domains increases based on the number of Cortex-A76 cores present.
This example only shows the power domains that are associated with the Cortex-A76 cores, other power
domains are required for a DSU.
Cluster
Core 3
L2
PDCPU[3] domain
L1
Core 2
L2
PDCPU[2] domain
L1
Core 1
L2
PDCPU[1] domain
L1
Core 0
L2
PDCPU[0] domain
L1
Adv-SIMD/FP Adv-SIMD/FP Adv-SIMD/FP Adv-SIMD/FP
PDSYS
Figure A4-3 Cortex-A76 power domains at enyo_core level
A4 Power management
A4.3 Power domains
100798_0300_00_en Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
A4-49
Non-Confidential