EasyManua.ls Logo

ARM Cortex-A76 Core

ARM Cortex-A76 Core
602 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
B4.4 ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Register 0 EL1
The ICC_AP1R0_EL1 provides information about Group 1 active priorities.
Bit descriptions
This register is a 32-bit register and is part of:
The GIC system registers functional group.
The GIC control registers functional group.
The core implements 5 bits of priority with 32 priority levels, corresponding to the 32 bits [31:0] of the
register. The possible values for each bit are:
0x00000000 No interrupt active. This is the reset value.
0x00000001 Interrupt active for priority 0x0.
0x00000002 Interrupt active for priority 0x8.
...
0x80000000 Interrupt active for priority 0xF8.
Details not provided in this description are architecturally defined. See the Arm
®
Generic Interrupt
Controller Architecture Specification.
B4 GIC registers
B4.4 ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Register 0 EL1
100798_0300_00_en Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
B4-316
Non-Confidential

Table of Contents

Related product manuals