EasyManua.ls Logo

ARM Cortex-A76 Core

ARM Cortex-A76 Core
602 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Table A6-26 L2 tag format with a 256KB L2 cache size
Register Bit field Description
Data Register 0
[63:44]
0
[43:37] ECC [6:0] if configured with ECC for a
256KB L2 cache size, otherwise 0
[36:12] Physical address [39:15]
[11] Non-secure identifier for the physical
address
[10:9] Virtual index [13:12]
[8:6] Reserved
[5] Shareable
[4] Outer allocation hint
[3] L1 data cache valid
[2:0]
L2 State
101 Modified
001 Exclusive
x11 Shared
xx0 Invalid
Data Register 1 [63:0] 0
Data Register 2 [63:0] 0
The following table shows the data that is returned from accessing the L2 tag RAM when L2 is
configured with a 512KB cache size.
A6 Level 1 memory system
A6.6 Direct access to internal memory
100798_0300_00_en Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
A6-91
Non-Confidential

Table of Contents

Related product manuals