RM0367 Rev 7 405/1043
RM0367 Liquid crystal display controller (LCD)
413
17.5 LCD low-power modes
the LCD controller can be displayed in Stop mode or can be fully disabled to reduce power
consumption.
17.6 LCD interrupts
The table below gives the list of LCD interrupt requests.
Start of frame (SOF)
The LCD start of frame interrupt is executed if the SOFIE (start of frame interrupt enable) bit
is set (see Section 17.7.2: LCD frame control register (LCD_FCR)). SOF is cleared by
writing the SOFC bit to 1 in the LCD_CLR register when executing the corresponding
interrupt handling vector.
Update display done (UDD)
The LCD update display interrupt is executed if the UDDIE (update display done interrupt
enable) bit is set (see Section 17.7.2: LCD frame control register (LCD_FCR)). UDD is
cleared by writing the UDDC bit to 1 in the LCD_CLR register when executing the
corresponding interrupt handling vector.
Depending on the product implementation, all these interrupts events can either share the
same interrupt vector (LCD global interrupt), or be grouped into 2 interrupt vectors (LCD
SOF interrupt and LCD UDD interrupt). Refer to the Table 55: List of vectors for details.
To enable the LCD interrupts, the following sequence is required:
1. Configure and enable the LCD IRQ channel in the NVIC
2. Configure the LCD to generate interrupts
Table 78. LCD behavior in low-power modes
Mode Description
Stop The LCD is still active
Standby The LCD is not active
Table 79. LCD interrupt requests
Interrupt event Event flag
Event flag/Interrupt
clearing method
Interrupt enable
control bit
Start Of Frame (SOF) SOF Write SOFC =1 SOFIE
Update Display Done (UDD) UDD Write UDDC = 1 UDDIE
To Next Page
Loading...
Need help?
General
