To Next Page

To Previous Page

RM0367 Rev 7 409/1043

RM0367 Liquid crystal display controller (LCD)

413

Note: The data in this register can be updated any time, however the new values are applied only

at the beginning of the next frame (except for UDDIE, SOFIE that affect the device behavior

immediately).

The new value of CC[2:0] bits is also applied immediately but its effect on device is delayed

at the beginning of next frame by the voltage generator.

Reading this register obtains the last value written in the register and not the configuration

used to display the current frame.

17.7.3 LCD status register (LCD_SR)

Address offset: 0x08

Reset value: 0x0000 0020

Bit 2 Reserved, must be kept at reset value

Bit 1 SOFIE: Start of frame interrupt enable

This bit is set and cleared by software.

0: LCD Start of Frame interrupt disabled

1: LCD Start of Frame interrupt enabled

Bit 0 HD: High drive enable

This bit is written by software to enable a low resistance divider. Displays with high internal

resistance may need a longer drive time to achieve satisfactory contrast. This bit is useful in

this case if some additional power consumption can be tolerated.

0: Permanent high drive disabled

1: Permanent high drive enabled. When HD=1, then the PON bits have to be programmed

to 001.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. FCRSF RDY UDD UDR SOF ENS

rrrrsrr

Bits 31:6 Reserved, must be kept at reset value

Bit 5 FCRSF: LCD Frame Control Register Synchronization flag

This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK

domain. It is cleared by hardware when writing to the LCD_FCR register.

0: LCD Frame Control Register not yet synchronized

1: LCD Frame Control Register synchronized

Bit 4 RDY: Ready flag

This bit is set and cleared by hardware. It indicates the status of the step-up converter.

0: Not ready

1: Step-up converter is enabled and ready to provide the correct voltage.

ST STM32L0x3 User Manual

Questions and Answers: