EasyManuals Logo

R&S ZNB Series User Manual

R&S ZNB Series
1611 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1381 background imageLoading...
Page #1381 background image
Command reference
R&S
®
ZNB/ZNBT
1381User Manual 1173.9163.02 ─ 62
The PTRansition parts are set all 1's, the NTRansition parts are set to all 0's,
so that only positive transitions in the CONDition part are recognized.
The status reporting system is also affected by other commands, see Chapter 6.5.5,
"Reset values of the status reporting system", on page 839.
Example:
STAT:PRES
Preset the status registers.
Usage: Event
STATus:QUEStionable:CONDition?
STATus:QUEStionable:INTegrity:CONDition?
STATus:QUEStionable:INTegrity:HARDware:CONDition?
STATus:QUEStionable:LIMit<Lev>:CONDition?
Returns the contents of the CONDition part of the QUEStionable... registers.
Reading the CONDition registers is nondestructive.
Suffix:
<Lev>
.
Selects one of the two QUEStionable:LIMit registers; see
"STATus:QUEStionable:LIMit<1|2>" on page 832.
Example:
STAT:QUES:LIMit:COND?
Query the CONDition part of the QUEStionable:LIMit1 reg-
ister to retrieve the current status of the limit check.
Usage: Query only
STATus:QUEStionable:ENABle <BitPattern>
STATus:QUEStionable:INTegrity:ENABle <BitPattern>
STATus:QUEStionable:INTegrity:HARDware:ENABle <BitPattern>
STATus:QUEStionable:LIMit<Lev>:ENABle <BitPattern>
Sets the enable mask which allows true conditions in the EVENt part of the
QUEStionable... registers to be reported in the summary bit. If a bit is 1 in the
enable register and its associated event bit transitions to true, a positive transition will
occur in the summary bit (e.g. bit 10 of the QUEStionable register for the LIMit1
register, bit 0 of the LIMit1 register for the LIMit2 register).
See also Chapter 6.5.1, "Overview of status registers", on page 826 and Chapter 6.5.5,
"Reset values of the status reporting system", on page 839.
Suffix:
<Lev>
.
Selects one of the two QUEStionable:LIMit registers; see
"STATus:QUEStionable:LIMit<1|2>" on page 832.
Parameters:
<BitPattern> Range: 0 to 65535 (decimal representation)
*RST: n/a
Example:
STAT:QUES:LIM2:ENAB 6
Set bits no. 1 and 2 of the QUEStionable:LIMit2:ENABle
register
SCPI command reference

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the R&S ZNB Series and is the answer not in the manual?

R&S ZNB Series Specifications

General IconGeneral
BrandR&S
ModelZNB Series
CategoryMeasuring Instruments
LanguageEnglish

Related product manuals