EasyManuals Logo

ARM ARM1176JZF-S User Manual

Default Icon
759 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #211 background imageLoading...
Page #211 background image
System Control Coprocessor
ARM DDI 0301H Copyright © 2004-2009 ARM Limited. All rights reserved. 3-79
ID012310 Non-Confidential, Unrestricted Access
Flush operations
Table 3-75 lists the flush operations and instructions available through c7.
The Flush Branch Target Entry using MVA operation uses a different MVA format to that used
by Clean and Invalidate operations. Figure 3-44 shows the MVA format for the Flush Branch
Target Entry operation.
Figure 3-44 c7 format for Flush Branch Target Entry using MVA
Table 3-76 lists how the bit values correspond with the Flush Branch Target Entry using MVA
functions.
Note
The MVA does not have to be cache line aligned.
Flushing the prefetch buffer has the effect that all instructions occurring in program order after
this instruction are fetched from the memory system after the execution of this instruction,
including the level one cache or TCM. This operation is useful for ensuring the correct execution
of self-modifying code. See Explicit Memory Barriers on page 6-25.
VA to PA translation operations
The purpose of the VA to PA translation operations is to provide a Secure means to determine
address translation in the Secure and Non-secure worlds and for address translation between the
Secure and Non-secure worlds. VA to PA translations operate through:
PA Reg ist er on page 3-80
Table 3-75 Cache operations flush functions
Instruction Data Function
MCR p15, 0, <Rd>, c7, c5, 4
SBZ
Flush Prefetch Buffer
a
.
a. These operations are accessible in both User and privileged modes of operation. All
other operations are only accessible in privileged modes of operation.
MCR p15, 0, <Rd>, c7, c5, 6
SBZ
Flush Entire Branch Target Cache
b
.
b. This operation is accessible in both Privileged and User modes of operation when in
Debug state.
MCR p15, 0, <Rd>, c7, c5, 7
MVA
c
c. The range of MVA bits used in this function is different to the range of bits used in other
functions that have MVA data.
Flush Branch Target Cache Entry with MVA.
MVA
31 32 0
SBZ
Table 3-76 Flush Branch Target Entry using MVA bit functions
Bits Field name Function
[31:3] MVA Specifies address to flush.
Holds the MVA of the Branch Target Cache line.
[2:0] - SBZ.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM ARM1176JZF-S and is the answer not in the manual?

ARM ARM1176JZF-S Specifications

General IconGeneral
BrandARM
ModelARM1176JZF-S
CategoryComputer Hardware
LanguageEnglish

Related product manuals