VFP Instruction Execution
ARM DDI 0301H Copyright © 2004-2009 ARM Limited. All rights reserved. 21-8
ID012310 Non-Confidential, Unrestricted Access
21.6.2 Single-precision source register locking
In full-compliance mode, the source scoreboard locks all source registers in the Issue stage of
the instruction. In RunFast mode, the source scoreboard locks the source registers for only
iterations 5, 6, 7, and 8. Table 21-1 summarizes source register locking in single-precision
operations.
For the following single-precision short vector instruction, the LEN field contains b100,
selecting a vector length of five iterations:
FADDS S8, S16, S24
The FADDS instruction performs the following operations:
FADDS S8, S16, S24
FADDS S9, S17, S25
FADDS S10, S18, S26
FADDS S11, S19, S27
FADDS S12, S20, S28
In full-compliance mode, the source scoreboard locks S16-S20 and S24-S28 in the Issue stage
of the instruction.
In RunFast mode, the source scoreboard locks only the fifth iteration source registers, S20 and
S28.
Table 21-1 Single-precision source register locking
LEN Vector length
Source registers locked in Issue stage
Full-compliance mode RunFast mode
b000 1 Iteration 1 registers -
b001 2 Iteration 1-2 registers -
b010 3 Iteration 1-3 registers -
b011 4 Iteration 1-4 registers -
b100 5 Iteration 1-5 registers Iteration 5 registers
b101 6 Iteration 1-6 registers Iteration 5-6 registers
b110 7 Iteration 1-7 registers Iteration 5-7 registers
b111 8 Iteration 1-8 registers Iteration 5-8 registers
To Next Page
Loading...
Need help?
General
