Summary of ARM1136JF-S and ARM1176JZF-S Processor Differences
ARM DDI 0301H Copyright © 2004-2009 ARM Limited. All rights reserved. B-9
ID012310 Non-Confidential, Unrestricted Access
Table B-3 lists the features that are implemented in the ARM1136JF-S processor but not in
ARM1176JZF-S processors.
B.2.12 DMA
The ARM1176JZF-S processor transfers all data as part of the DMA transfer from TCM to
external memory. ARM1136JF-S processors only transfer dirty data at a granularity of four
words for the Data TCM.
The DMA in the ARM1176JZF-S processor now supports burst accesses in addition to single
accesses.
Table B-3 CP15 c15 only found in ARM1136JF-S processors
CRn Opcode_1 CRm Opcode_2 Register Function
c15 0 c2 0 Data Memory Remap Register
1 Instruction Memory Remap Register
2 DMA Memory Remap Register
3 C0 0 Data Debug Cache
1 Instruction Debug Cache
C2 0 Data TAG RAM Read Operation
1 Instruction TAG RAM Read Operation
C4 1 Instruction Cache RAM Data Read Operation
5 C4 0 Data MicroTLB Entry Operation
1 Instruction MicroTLB Entry Operation
2
Read Main TLB Entry
a
a. In the ARM1136JF-S processor is possible to read and write all TLB entries. In ARM1176JZF-S
processor you can only read or write the lockdown entries.
4
Write Main TLB Entry
a
C5 0 Data MicroTLB VA
1 Instruction MicroTLB VA
2
Main TLB VA
a
C6 0 Data MicroTLB PA
1 Instruction MicroTLB PA
2
Main TLB PA
a
C7 0 Data MicroTLB Attribute
1 Instruction MicroTLB Attribute
2
Main TLB Attribute
a
c15 5 C14 Main TLB Valid
7 C0 0 Cache Debug Control
1 TLB Debug Control
To Next Page
Loading...
Need help?
General
