Debug
ARM DDI 0301H Copyright © 2004-2009 ARM Limited. All rights reserved. 13-7
ID012310 Non-Confidential, Unrestricted Access
• the value of DIDR[7:0] is determined by fields in the CP15 c0 Main ID Register, as
described in the field descriptions in Table 13-3.
Table 13-3 lists the bit field definitions for the Debug ID Register.
The reason for duplicating the Variant and Revision fields here is that the Debug ID Register is
accessible through scan chain 0. This enables an external debugger to determine the variant and
revision numbers without stopping the core.
13.3.3 CP14 c1, Debug Status and Control Register (DSCR)
The Debug Status and Control Register contains status and configuration information about the
state of the debug system. Figure 13-3 on page 13-8 shows the format of the Debug Status and
Control Register.
Table 13-3 Debug ID Register bit field definition
Bits
Read/write
attributes
Description
[31:28]
WRP
R Number of Watchpoint Register Pairs:
b0000 = 1 WRP
b0001 = 2 WRPs
…
b1111 = 16 WRPs.
For the ARM1176JZF-S processor these bits are b0001 (2 WRPs).
[27: 24]
BRP
R Number of Breakpoint Register Pairs:
b0000 = Reserved. The minimum number of BRPs is 2.
b0001 = 2 BRPs
b0010 = 3 BRPs
…
b1111 = 16 BRPs.
For the ARM1176JZF-S processor these bits are b0101 (6 BRPs).
[23: 20]
Context
R Number of Breakpoint Register Pairs with context ID comparison capability:
b0000 = 1 BRP has context ID comparison capability
b0001 = 2 BRPs have context ID comparison capability
…
b1111 = 16 BRPs have context ID comparison capability.
For the ARM1176JZF-S processor these bits are b0001 (2 BRPs).
[19:16]
Ve rs i on
R Debug architecture version.
0x2
denotes v6.1
[15:12] R Debug architecture revision 0x1 denotes TrustZone features
[11:8] UNP/SBZP Reserved.
[7: 4]
Va ri a nt
R Implementation-defined variant number, incremented on major revisions of the product.
This field is identical to bits [23:20] of the CP15 c0 Main ID Register, see c0, Main ID
Register on page 3-20.
[3: 0]
Revision
R Implementation-defined revision number, incremented on minor revisions of the product.
This field is identical to bits [3:0] of the CP15 c0 Main ID Register, see c0, Main ID Register
on page 3-20.
To Next Page
Loading...
Need help?
General
