To Next Page

To Previous Page

Signal Descriptions

ID012310 Non-Confidential, Unrestricted Access

A.6 Coprocessor interface signals

Table A-10 lists the interface signals from the core to the coprocessor.

Table A-11 lists the interface signals from the coprocessor to the core.

If no coprocessor is connected, the following control signals must be driven LOW:

• CPALENGHTHHOLD

• CPAACCEPT

• CPAACCEPTHOLD.

Table A-10 Core to coprocessor signals

Name Direction Description

ACPCANCEL Output Asserted to indicate that the instruction is to be canceled.

ACPCANCELT [3:0] Output The tag accompanying the cancel signal in ACPCANCEL.

ACPCANCELV Output Asserted to indicate that ACPCANCEL is valid.

ACPENABLE[11:0] Output Enables the coprocessor when this is asserted. All lines driven by the

coprocessor must be held to zero when the coprocessor is not enabled.

ACPFINISHV Output The finish token from the core WBls stage to the coprocessor Ex6 stage.

ACPFLUSH Output Flush broadcast from the core.

ACPFLUSHT[3:0] Output The tag to be flushed from.

ACPINSTR [31:0] Output The instruction passed from the core Fe2 stage to the coprocessor Decode stage.

ACPINSTRT [3:0] Output The tag accompanying the instruction in ACPINSTR.

ACPINSTRV Output Asserted to indicate that ACPINSTR carries a valid instruction.

ACPLDDATA [63:0] Output The load data from the core to the coprocessor.

ACPLDVALID Output Asserted to indicate that the data in ACPLDATA is valid.

ACPPRIV Output Asserted to indicate that the core is in Privileged mode.

ACPSTSTOP Output Asserted by the core to tell the coprocessor to stop sending store data.

Table A-11 Coprocessor to core signals

Name Direction Description

CPAACCEPT Input The bounce signal from the coprocessor issue stage to the core Ex2 stage.

CPAACCEPTHOLD Input Asserted to indicate that the bounce information in CPAACCEPT is not valid.

CPAACCEPTT [3:0] Input The tag accompanying the bounce signal in CPAACCEPT.

CPALENGTH [3:0] Input The length information from the coprocessor Decode stage to the core Ex1

stage.

CPALENGTHHOLD Input Asserted to indicate that the length information in CPALENGTH is not valid.

CPALENGTHT [3:0] Input The tag accompanying the length signal in CPALENGTH.

CPAPRESENT[11:0] Input Indicates the coprocessors that are present.

ARM ARM1176JZF-S User Manual

Questions and Answers: